ABSTRACT: Radiation tolerance of Monolithic Active Pixel Sensors (MAPS) is dramatically decreased when intellectual property (IP) memories are integrated for fast readout application. This paper presents a new solution to improve radiation hardness and avoid latch-up for memory cell design. The tradeoffs among radiation tolerance, area and speed are significantly considered and analyzed. The cell designed in 0.35 µm process satisfies the radiation tolerance requirements of STAR experiment. The cell size is 4.55 × 5.45 µm 2 . This cell is smaller than the IP memory cell based on the same process and is only 26% of a radiation tolerant 6T SRAM cell used in previous contribution. The write access time of the cell is less than 2 ns, while the read access time is 80 ns.
Introduction
Monolithic active pixel sensors (MAPS) are chosen to assemble PIXEL detector for STAR Heavy Flavor Tracker (HFT) upgrade at relativistic heavy ion collider (RHIC) accelerator due to their good performances on particle tracking [1] . The ionizing radiation dose on the PIXEL detector is about 300 kRad/year with a radiation rate of 3.8 kHz/cm 2 [2] . The CMOS-based electronics is not immune from radiation effects, especially vulnerable to destructive single event latch-up (SEL) effect due to the intrinsic N-P-N-P structures on substrate.
MimoSTAR2 and Phase-1 are the first and second generation sensors for STAR. Mimosa22 and SUZE will be integrated to get the final sensor Ultimate. Figure 1 . shows the latch-up test results of these chips. Obviously, SUZE is the most vulnerable chip. The reason is that two nonradiation hard IP memories are included in SUZE [3] . The IP memory blocks aim at high density, and the minimal layout design rules are applied in storage cells. As a result, the intrinsic N-P-N-P structures are easy to get conductive. We propose a specifically designed memory cell for future construction of radiation tolerant memories, especially high immunity from latch-up.
The design of storage cell is main concern on radiation tolerant memory. Conventional six transistor (6T) SRAM cell with feedback resistors or additional clock-controlled transistors are adopted for single event upset (SEU) mitigation [4] . Reverse-body bias (RBB) cell [5] and enclosed layout transistor (ELT) technique are proposed for total ionizing dose (TID) effects mitigation. Guard rings are applied for SEL immunity. A configurable radiation tolerant SRAM is proposed in [6] , where the storage cell is realized by PMOS pull up and pass gate transistors and enclosed pull down transistors, and guard ring is inserted between NMOS and PMOS transistors. This cell is immune from SEL and tolerant on TID effects, but the area is large. All these cells achieve radiation hard at the cost of area. For the STAR experiment, the memory cell area should be as small as that in the IP memory blocks. This paper proposes a new solution to improve radiation hardness and avoid latch-up for memory cell design, namely PMOS only in the design. A memory cell which only consists of two PMOS -1 -2011 JINST 6 C01071 transistors is designed. The area of the designed cell is smaller than that of the IP memory cell and 26% of the memory cell in [6] . The proposed cell is free from SEL effect and high immune from total ionizing dose (TID) effects. SEU effect is also mitigated by carefully designed transistor size and layout. Furthermore, this cell can be used as an SRAM cell in MAPS, and then the power consumption and access speed can be well controlled.
The rest of this paper is organized as follow. Section II introduces the memories in the fast readout MAPS. Section III illustrates design of the 2T memory cell. Section IV evaluates the radiation tolerance and access speed. Section V concludes.
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2 Memory in monolithic active pixel sensor Figure 2 shows the architecture and memory control sequence of a fast readout MAPS chip. When charged particle traverses the silicon bulk, e-h pairs are created along their track. The electrons liberated diffuse thermally inside the epitaxial layer, which lies in between two highly doped zones: the substrate and the P-wells. Regularly implanted N-wells collect the electrons passing in their neighborhood. These electrons are processed by the readout electronics integrated in P-wells. These pixel level signals are read out row by row in a frequency of 5 MHz. The readout signals are digitalized by the column-level discriminators. The digitalized data of each row are compressed to a "16-bit status" and 9 of "16-bit states" in maximal by zero suppression block. These data are buffered by two 32-bit I/O memories working in pipeline mode. Finally the data are serially output by LVDS transmitters.
The write operation of the memories takes two clock cycles (25 ns) decided by maximal data for one row. The read frequency is designed to be as low as possible for lowering the frequency of LVDS transmitters. For STAR experiments, the memory read frequency is 10 MHz. The frame frequency is about 5 to 6 kHz.
3 Proposed 2T memory cell
Design consideration
A memory generally can be implemented by an SRAM or a DRAM. 6T SRAM is widely used in monolithic chip due to power consumption and standard CMOS process compatibility. However, the radiation hard 6T SRAM cell size is large. In the other hand, DRAM can generally achieve four times density of an SRAM. Moreover, a DRAM cell can be free from latch-up since the NPNP structure may be avoided. The disadvantages of a DRAM cell are dramatic. Firstly, three-dimensional structures such as trenches etched into silicon and stacked layers rising above the surface are required in fabrication process to get large storage capacitance with high density. Secondly, storage data should be refreshed frequently to avoid data loss due to leakage currents. As a result, power consumption is high and access speed is low. Furthermore, the storage node is susceptible to upsets since radiation induced charges can be accumulated on storage capacitors.
In MAPS, the memories are used as buffers. The storages data only need to be maintained for one frame period, which is about 200µs for STAR experiment. A total leakage current in the order of picoampere can be accepted and the additional data refresh operation is not necessary. Therefore, the storage capacitor does not need to be very large and can be implemented with MOS transistor.
For a single storage cell, the SEU effect is not accumulated because rare successive hits happen on the same cell. The possibility of successive hits on the same pixel is very small in effective sensors. Under the same irradiation environment, the possibility on a certain memory cell is less, since the DRAM cell area is much smaller than pixel area. Therefore, it is possible to realize a high radiation tolerant memory with a DRAM based cell.
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2T memory cell design
Figure 3(a) shows a schematic of the proposed 2T memory cell. It consists of two PMOS transistors. M1 is a pass gate for writing a datum. M2 is used as a storage capacitor and read access transistor. Data on write bit line (WBL) are written by activation of word line (WL), and stored at node Q. Before read operation, read line (RL) and read bit line (RBL) are initialized to ground voltage level. Then, read operation is performed by setting read line (RL) to high voltage and sensing the voltage or current variation on read bit line (RBL). If the voltage potential or current achieves a certain value, the storage datum is thought to be '0'. Otherwise it is '1'. Both RL and RBL are recovered with ground potential after read operation.
The radiation tolerance of the proposed cell is addressed on SEL, TID and SEU effects. Firstly, the cell is immune from SEL due to only one kind of transistors. Secondly, TID effects including leakage currents and parameter shifts are mitigated by applying PMOS and a thin oxide process. Thirdly, SEU effect is minimized by increasing the critical charge of the cell and reducing the charge collection efficiency of storage node.
The critical charge is defined as the dynamic range of storage charges (Qq) for "1"or "0". It depends not only on the storage charges but also on the threshold of the drain current for read operation. The current depends on the size of transistor M2 and defines the readout speed. The critical charge Q crt and readout time T read can be formulated by
where, C store is the capacitance of the storage node. ∆V Q is the maximal voltage range corresponding logic '0' or '1'. C RBL is the load capacitance of read bit line. ∆V RBL is the expected voltage variation during read operation. I read is the drain-source current of M2 when logic '0' is read. It mainly depends on the voltage of node Q. Figure 4 shows the dependence of Q crt and I read on the voltage of storage node (V Q ) in our design. The threshold of readout current is selcected as 10 µA, which crresponds to 2.5 V of the storage voltage and 80 ns of an access time for 800 fC of C RBL . The critical charges are about 11.4 fC and 7 fC for '0' and '1' respectively. In this design, the leakage currents of storage node include gate leakge of M2, P-N junction leakage of node Q and the source to drain leakages of M1. The total leakage current is less than 1 pA before irradiation. For a period of one frame, the total charge is 0.2 fC. It is far from 11.4 fC or 7 fC. The radiation induced currents should be also considered. Since a particle hit will lead to an increase positive charges on the storage node, the critical charge for logic '0' will be decreased. Considering the charge feedthrough during a read operation, radiation-induced threshold increasing and the well-known body effects, a possible and safe voltage range for logic '0' will decrease. The corresponding critical charge for SEU effect decreases as well, but it is still larger than 5fC.
In addition, the SEU effects can be mitigated by reducing the charge collection efficiency of storage node. This is implemeted by a dedicated layout design, shown in figure 3(b) . In this cell, the sensitive node is the P-diffusion connected with node Q. Since most of the generated holes will be collected by substrates and the p-diffusions around, the hole collection effiency of Q is small.
Results
A 2T memory cell is designed in 0.35 µm AMS process to verify the proposed design. The cell area is 4.55 × 5.45 µm 2 . It is smaller than a standard 6T SRAM cell and is 26% of the area of a widely used radiation tolerant 6T SRAM cell in [6] .
The designed cell is simulated with capacitive loads of 100 fF, 250 fF, 250 fF and 800 fF on WL, WBL, RL, RBL respectively, which correspond to an array of 64× 32 bits. The simulation results are interpreted in figure 5 . The read and write operations are functional and the access periods are 1.14 ns and 61.67 ns respectively. In extreme condition, the read access time is 80 ns according formula (3.2) in worst case.
Radiation tolerance on SEL and TID effects of the proposed cell is obvious due to only PMOS transistors. The SEU rates can be accepted in STAR experiment. MAPS is used to detect minimal ionizing particle (MIP). the energy deposition of MIP produces 80 e-h pairs per micrometer for silicon. The total charges are about 4000 e-h pairs for 50 µm silicon bulk, namely 0.64 fC. If the charge collection efficiency of the sensitive node is less than 5 % , the critical charge is nearly 500 times of the maximal collected charges.
Conclusion
This paper presents a new solution to improve radiation hardness and avoid latch-up for memory cell design. A 2T memory cell for MAPS used in STAR experiment is proposed and designed. The radiation effects have been significantly considered and analyzed. The area, speed, power consumption and radiation tolerance are compromised to meet the requirements of STAR experiment. The designed cell has being integrated in a memory and plans to be tested in the next year. The proposed cell can be also applied in the other applications, especially to the memory which is used as a buffer in a system.
